

Claims:

Sub  
A17

5 and

1. A system comprising:  
a pipelined central processing unit with associated native program counter ;

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator including a reissue buffer, the reissue buffer adapted to store converted native instructions issued  
10 to the CPU along with associated native program counter values, the system is such that when the CPU returns from an interrupt, the reissue buffer examines the program counter value to determine whether to reissue a stored native instruction value.

2. The system of Claim 1, wherein the stack-based instructions are Java  
15 bytecodes.

3. The system of Claim 1, wherein the hardware accelerator is not flushed upon an interrupt.

20 4. The system of Claim 1, wherein the hardware accelerator includes a native PC monitor which monitors the value of the native PC.

5. The system of Claim 4, wherein the native PC monitor enables the hardware accelerator when the native program counter is within a hardware  
25 accelerator program counter range.

6. The system of Claim 5, wherein an interrupt causes the native PC to leave the hardware accelerator program counter range, causing the hardware accelerator to

0968777-101300

stall.

7. The system of Claim 6, wherein the return from interrupt causes the native PC to go back within the hardware accelerator program counter range, enabling the hardware accelerator.

8. The system of Claim 1, wherein the reissue buffer provides stored converted instructions when the system returns from an interrupt.

10            9. The system of Claim 1, wherein at least portions of the hardware  
accelerator are part of the CPU.

10. A system comprising:  
a central processing unit with associated native program counter ; and  
a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator including a native program counter monitor, the native program counter monitor checking whether the native program counter is within a hardware accelerator program counter range, wherein when the native program counter is within the hardware accelerator program counter range, the hardware accelerator is enabled, converted native instructions are sent to the CPU from the hardware accelerator, and the native program counter is not used to determine instructions to load from memory.

25            11. The system of Claim 10, wherein an interrupt causes the native PC value to leave the hardware accelerator program counter range, causing the hardware accelerator to be stalled.

12. The system of Claim 11, wherein a return from interrupt causes the native PC value to be within the hardware accelerator program counter range, re-enabling the hardware accelerator.

5 13. The system of Claim 12, further comprising a reissue buffer, the reissue buffer adapted to store converted native instructions issued to the CPU along with associated native program counter values, the system being such that when the CPU returns from interrupt, the reissue buffer examines the program counter value to determine whether to reissue a stored native instruction value.

10

14. The system of Claim 10, wherein the native program counter monitor further includes a unit to cause a jump in a native program counter to a start portion of the hardware accelerator program counter range.

15

15. The system of Claim 10, wherein at least portions of the hardware accelerator are part of the CPU

16. A system comprising:

a central processing unit; and

20

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator including a microcode stage, the microcode stage including a microcode memory, the microcode memory output including a number of fields, the fields including a first set of fields  
25 corresponding native instruction fields and control bits field that affects the interpretation of the first set of fields by microcode controlled logic to produce a native instruction.

0968777-101300

17. The system of Claim 16, wherein the microcode stage includes a microcode address logic portion and a microcode memory portion.

18. The system of Claim 17, wherein the microcode address logic includes logic to step through addresses so that multiple native instructions can be produced from fewer stack-based instructions.

19. The system of Claim 16, further including a reissue buffer, the reissue buffer adapted to store converted native instructions issued to the CPU along with associated native program counter values, the system being such that when the CPU returns from interrupt, the reissue buffer examines the program counter value to determine whether to reissue a stored native instruction value.

20. The system of Claim 16, further comprising a native program counter monitor, checking whether the native program counter monitor is within a hardware accelerator program counter range.

21. The system of Claim 16, wherein at least portions of the hardware accelerator are part of the CPU

22. A system comprising:

a central processing unit; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to receive stack-based instructions, the hardware accelerator including a microcode generating unit adapted to receive stack-based instructions and to produce therefrom microcode instructions, the hardware accelerator also including microcode interpretation logic adapted to receive the microcode and to produce therefrom native instructions which are sent to the central

0068777-101300

processing unit.

23. The system of Claim 22, wherein the microcode includes fields for native instruction portion and fields for additional control bits.

5

24. The system of Claim 23, wherein the control bits control the interpretation of fields for the native instruction.

24. The system of Claim 22, further comprising a decoding unit, the  
10 decoding unit being a part of the microcode generating unit, the decoding unit  
producing additional control signals which are provided to the native instruction  
composer unit to produce the native instructions.

25. The system of Claim 22, further comprising a stack manager unit used  
15 to control which elements in the stack are stored within the register file and send data  
which is used by the native instruction composer unit to compose the native  
instructions.

26. The system of Claim 22, wherein at least portions of the hardware  
20 accelerator are part of the CPU

27. A system comprising:

a central processing unit; and

a hardware accelerator operably connected to the central processing unit, the  
25 hardware accelerator adapted to convert stack-based instructions into register-based  
instructions native to the central processing unit, the hardware accelerator storing an  
indication of the top of operand stack pointer, the top of operand stack being stored  
and updated in hardware, wherein when more than one stack-based instruction is

translated into a single register-based instruction, the top of stack pointer is modified so as to reflect the effects of each register-based instruction, stack based instruction and instruction level parallelism.

28. The system of Claim 27, wherein at least portions of the hardware accelerator are part of the CPU.

29. A system comprising:

a central processing unit with associated register file; and

10 a hardware accelerator operably connected to the central processing unit, the  
hardware accelerator adapted to convert stack-based instructions into register-based  
instructions native to the central processing unit, the hardware accelerator storing an  
indication of the depth count of the portion of the operand stack stored in the central  
processing units register file, the depth count being updated during the translation  
15 process.

30. The system of Claim 29, wherein at least portions of the hardware accelerator are part of the CPU.

20 31. A system comprising:

a central processing unit; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator storing an indication of the depth count of the portion of the operand stack stored in the central processing units register file, the depth count being updated during the translation process, the hardware accelerator checking to see if the stack depth is below a minimum or above a maximum depth, wherein if the depth is below the minimum

5

10

15

20

25

a central processing unit with associated register file; and  
a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator storing an indication of the variable base and top of operand stack in the memory, the stored indications being used by the hardware accelerator to compose loads and stores of variables and operands in and out of the register file.

accelerator are part of the CPU.

5

a hardware accelerator operably connected to the central processing unit, the accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, the hardware accelerator storing at least four (4) entries of the operand stack in the native CPU register file as a buffer, the ring buffer maintained in the accelerator and operably connected to a stack/underflow unit.

10

15

a central processing unit with associated register file; and

20

native CPU register file.

25 accelerator are part of the CPU.

a central processing unit with associated register file; and



5 native CPU register file.

SUBC

10

20

20

25



47. The system of Claim 46, wherein at least portions of the hardware accelerator are part of the CPU.

48. A system comprising:

a central processing unit with associated register file; and

10 a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator composes native instructions wherein the native instructions operands contains at least two native CPU register file references where the register file contents are the data for  
15 the operand stack and variables.

49. The system of Claim 48, wherein at least portions of the hardware accelerator are part of the CPU.

20 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50. A system comprising:

20  
SUM

a central processing unit with associated register file; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator generates a new Java PC due to a “GOTO” or “GOTO W” byte code.

51. The system of Claim 50, wherein at least portions of the hardware accelerator are part of the CPU.

52. A system comprising:

a central processing unit with associated register file; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator generates a new Java PC due to a "JSR" or "JSR\_W" byte code, computes the return Java PC and pushes the return Java PC on to the operand stack.

53. The system of Claim 52, wherein at least portions of the hardware accelerator are part of the CPU.

54. A system comprising:

a central processing unit with associated register file; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator sign extends the SiPush and Bipush byte codes and appends to the immediate field of the native instruction being composed.

55. The system of Claim 54, wherein at least portions of the hardware accelerator are part of the CPU.

56. A system comprising:

a central processing unit with associated register file; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator sign extends the SiPush and Bipush byte codes and made available to be read by the native

CPU.

57. The system of Claim 56, wherein at least portions of the hardware accelerator are part of the CPU.

5

Sub  
A2

58. A system comprising:

a central processing unit with associated register file; and

a hardware accelerator operably connected to the central processing unit, the hardware accelerator adapted to convert stack-based instructions into register-based instructions native to the central processing unit, where the hardware accelerator increments the Java PC within the hardware accelerator by generating an increment value based on the number of byte codes being disposed.

10

Sub  
A2

59. The system of Claim 58, wherein at least portions of the hardware accelerator are part of the CPU.

15

Add  
A3

Add  
B1